Home » MCQs » VHDL MCQs

Can the user specify data types in Verilog in VHDL?

14. Can the user specify data types in Verilog?

1. Yes
2. No

Answer: B) No

Explanation:

No, the user cannot specify data types in Verilog.