Home » MCQs » VHDL MCQs

Generics are declared in the ____ declaration part of a VHDL design

27. Generics are declared in the ____ declaration part of a VHDL design.

1. Port declaration
2. Configuration
3. Component
4. Entity

Answer: D) Entity

Explanation:

Generics are declared in the entity declaration part of a VHDL design.