Home »
MCQs »
VHDL MCQs
In the block statement, Signals and variables specified outside the block can be directly accessed within the block?
49. In the block statement, Signals and variables specified outside the block can be directly accessed within the block?
- True
- False
Answer: B) False
Explanation:
Signals and variables specified outside the block cannot be directly accessed within the block.