Port name in VHDL is ____

17. Port name in VHDL is ____.

  1. Case sensitive
  2. Case insensitive

Answer: B) Case insensitive

Explanation:

The port name is case insensitive.

Comments and Discussions!

Load comments ↻






Copyright © 2024 www.includehelp.com. All rights reserved.