Home »
MCQs »
VHDL MCQs
VHDL | Variables are assigned using which of the following?
57. Variables are assigned using which of the following?
- ::<
- =<
- <=
- :<
Answer: D) :<
Explanation:
Variables are assigned using variable assignment statements (:<) and are immediately updated inside the scope of the current scope.